



# MOS 数据手册

## NP4614

40V Complementary MOS

Rev. 1.3

请注意以下有关宁波宝芯源功率半导体知识产权政策

\*宁波宝芯源功率半导体有限公司（以下简称本公司）已申请了专利，享有绝对的合法权益。与本公司产品有关的专利权并未被同意授权使用，任何经由不当手段侵害本公司专利权的公司、组织或个人，本公司将采取一切可能的法律行动，遏止侵权者不当的侵权行为，并追讨本公司因侵权行为所受的损失、或侵权者所得的不法利益。


\*宁波宝芯源功率半导体有限公司的名称和标识都是本公司的注册商标。

\*本公司保留对规格书中产品在可靠性、功能和设计方面的改进作进一步说明的权利。然而本公司对于规格内容的使用不负责任。文中提到的应用其目的仅是用来做说明，本公司不保证和不表示这些应用没有更深入的修改就能适用，也不推荐它的产品使用在会由于故障或其它原因可能会对人身造成危害的地方。本公司的产品不授权适用于救生、维生器件或系统中作为关键器件。本公司拥有不事先通知而修改产品的权利，对于最新的信息，请参考官方网站 [www.pwcore.com](http://www.pwcore.com)。

# NMOS 40V 8A/PMOS -40V -7A NP4614


## 产品特性 Features

- ◆ 先进沟槽工艺技术 Advanced Trench Technology
- ◆ 超低栅极电荷 Super Low Gate Charge
- ◆ 超低 Ron 高密度单元设计 High Density Cell Design for Ultra Low Rdson
- ◆ RoHS 产品 RoHS Product




## 应用领域 Applications

- ◆ 负载开关 Load Switching
- ◆ 脉宽调制器 PWM
- ◆ DC/DC 转换器 DC/DC Converter
- ◆ 高频开关 High Frequency Switching



## 关键参数与封装信息 Key Performance and Package Parameters



SOP8

产品型号 Part No.	封装 Package	漏极-源极电压 V <sub>DS</sub>	漏极电流 I <sub>D</sub>	导通电阻 R <sub>DSON</sub> Typ.	印记 Marking
NP4614	SOP8	40V	8A	15.5mΩ @ V <sub>GS</sub> =10V	NP4614
		-40V	-7A	27.5mΩ @ V <sub>GS</sub> =-10V	

## 最大额定值 Maximum Ratings

参数 Parameter	符号 Symbol	数值 NMOS	数值 PMOS	单位 Unit
最高漏极-源极直流电压 Drain to Source Voltage	V <sub>DS</sub>	40	-40	V
最高栅源电压 Gate to Source Voltage	V <sub>GS</sub>	±20	±20	V
连续漏极电流 Drain Current-Continuous, Limited by T <sub>vjmax</sub> TC = 25°C TC = 100°C	I <sub>D</sub>	8 5.5	-7 -5	A
最大脉冲漏极电流 Pulse Drain Current① PW≤300μs,Duty Cycle≤2%	I <sub>Dpuls</sub>	32	-28	A
二极管正向电流 Diode Forward Current, Limited by T <sub>vjmax</sub> TC = 25°C	I <sub>S</sub> /I <sub>SM</sub>	8/32	-7/-28	A
单脉冲雪崩能量 Single Pulsed Avalanche Energy②	E <sub>A</sub>	10.56	20.25	mJ
最大耗散功率 Maximum Power Dissipation TC = 25°C TC = 100°C	P <sub>D</sub>	2 0.8	2 0.8	W
结温 Operating Junction Temperature	T <sub>J</sub>	-55...+150	-55...+150	°C
存储温度 Storage Temperature	T <sub>stg</sub>	-55...+150	-55...+150	°C
最高焊接温度 Maximum Soldering Temperature		260	260	°C

① 脉冲宽度由最高结温限制 Pulse width limited by maximum junction temperature

② EAS 测试条件(T<sub>J</sub>=25°C): NMOS: V<sub>DD</sub>=20V, I<sub>AR</sub>=6.5A, L=0.5mH, R<sub>g</sub>=25Ω / PMOS: V<sub>DD</sub>=-20V, I<sub>AR</sub>=-9A, L=0.5mH, R<sub>g</sub>=25Ω

## 热阻特性 Thermal Resistance

参数 Parameter	符号 Symbol	数值 (最大) Max. Value	单位 Unit
结到环境热阻 Thermal Resistance Junction to Ambient③	R <sub>θJA</sub>	62.5	°C / W

③ Device on 40mm x 40mm x 1.5mm epoxy PCB FR4 with 6cm<sup>2</sup> (one layer, 7μm thick) copper area for drain connection.  
PCB is vertical in still air.

## NMOS 电气特性 Electrical Characteristics ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

项目 Parameter	符号 Symbol	测试条件 Conditions	数值 Value			单位 Unit
			Min.	Typ.	Max.	
漏-源击穿电压 Drain to Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	40	-	-	V
零栅压下漏极漏电流 Zero Gate Voltage Drain Current	$\text{I}_{\text{DSS}}$	$\text{V}_{\text{DS}}=40\text{V}, \text{V}_{\text{GS}}=0\text{V}$ $T_J=25^\circ\text{C}$ $T_J=150^\circ\text{C}$	-	-	1 100	$\mu\text{A}$
栅极漏电流 Gate to Source Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{DS}}=0\text{V}, \text{V}_{\text{GS}}=\pm 20\text{V}$	-	-	$\pm 100$	nA
阈值电压 Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.0	-	2.2	V
静态导通电阻 Drain to Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=4\text{A}$	-	15.5	20	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=3\text{A}$	-	20	28	$\text{m}\Omega$
正向压降 Diode Forward Voltage	$\text{V}_{\text{SD}}$	$\text{I}_S=4\text{A}, \text{V}_{\text{GS}}=0\text{V}$	-	0.8	1.2	V
输入电容 Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{DS}}=20\text{V}$ $\text{V}_{\text{GS}}=0\text{V}$ $f=1\text{MHz}$	-	936	-	pF
输出电容 Output Capacitance	$\text{C}_{\text{oss}}$		-	78.8	-	pF
反向传输电容 Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$		-	66.7	-	pF
栅极电荷总量 Total Gate Charge	$\text{Q}_g$	$\text{V}_{\text{DS}}=20\text{V}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{I}_{\text{DS}}=8\text{A}$	-	18.7	-	nC
栅极-源极电荷 Gate to Source Charge	$\text{Q}_{\text{gs}}$		-	2.38	-	
栅极-漏极电荷 Gate to Drain Charge	$\text{Q}_{\text{gd}}$		-	3.96	-	
开启延迟时间 Turn-On Delay Time	$t_{\text{d(on)}}$	$T_J=25^\circ\text{C}$ $\text{V}_{\text{DD}}=20\text{V}, \text{I}_D=3\text{A}$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_G=3\Omega$	-	6	-	ns
上升时间 Rise Time	$t_r$		-	20	-	
关断延迟时间 Turn-Off Delay Time	$t_{\text{d(off)}}$		-	36	-	
下降时间 Fall Time	$t_f$		-	6	-	
反向恢复时间 Reverse Recovery Time	$t_{\text{rr}}$	$\text{I}_{\text{F}}=10\text{A}, \text{di/dt}=150\text{A}/\mu\text{s}$	-	21	-	ns
反向恢复电荷 Reverse Recovery Charge	$\text{Q}_{\text{rr}}$		-	13	-	nC

## NMOS 特征曲线 Characteristic Curve




Figure 1. Typical Output Characteristics




Figure 2. Typical Output Characteristics







Figure 3. Typical Transfer Characteristics

Figure 4.  $R_{DS(\text{on})}$  VS.  $I_D$ Figure 5.  $R_{DS(\text{on})}$  VS.  $T_J$ Figure 6.  $R_{DS(\text{on})}$  VS.  $V_{GS}$




Figure 7. Capacitance vs. Vds




Figure 8. Gate Charge Characteristic




Figure 9. Diode Forward Characteristic




Figure 10. Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance

**Notes:**

Pulse Test: Pulse Width  $\leq 380\mu s$ , Pulse Delay  $\leq 200\mu s$ .

## PMOS 电气特性 Electrical Characteristics ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

项目 Parameter	符号 Symbol	测试条件 Conditions	数值 Value			单位 Unit
			Min.	Typ.	Max.	
漏-源击穿电压 Drain to Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-40	-	-	V
零栅压下漏极漏电流 Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}= -40\text{V}, V_{\text{GS}}=0\text{V}$ $T_J=25^\circ\text{C}$ $T_J=150^\circ\text{C}$	-	-	-1 -100	$\mu\text{A}$
栅极漏电流 Gate to Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=\pm 20\text{V}$	-	-	$\pm 100$	nA
阈值电压 Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1.0	-	-2.2	V
静态导通电阻 Drain to Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	27.5	35	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-3\text{A}$	-	34	45	$\text{m}\Omega$
正向压降 Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=-4\text{A}, V_{\text{GS}}=0\text{V}$	-	-0.8	-1.2	V
输入电容 Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=-20\text{V}$ $V_{\text{GS}}=0\text{V}$ $f=1\text{MHz}$	-	1367	-	pF
输出电容 Output Capacitance	$C_{\text{oss}}$		-	115	-	pF
反向传输电容 Reverse Transfer Capacitance	$C_{\text{rss}}$		-	103	-	pF
栅极电荷总量 Total Gate Charge	$Q_g$	$V_{\text{DS}}=-20\text{V}$ $V_{\text{GS}}=-4.5\text{V}$ $ I_{\text{DS}} =-3\text{A}$	-	20	-	nC
栅极-源极电荷 Gate to Source Charge	$Q_{\text{gs}}$		-	4	-	
栅极-漏极电荷 Gate to Drain Charge	$Q_{\text{gd}}$		-	3	-	
开启延迟时间 Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$T_J=25^\circ\text{C}$ $V_{\text{DD}}=-20\text{V}, I_{\text{D}}=-6\text{A}$ $V_{\text{GS}}=-4.5\text{V}, R_{\text{G}}=3\Omega$	-	9	-	ns
上升时间 Rise Time	$t_r$		-	6	-	
关断延迟时间 Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	22	-	
下降时间 Fall Time	$t_f$		-	8.5	-	
反向恢复时间 Reverse Recovery Time	$t_{\text{rr}}$	$ I =10\text{A}, dI/dt=150\text{A}/\mu\text{s}$		23		ns
反向恢复电荷 Reverse Recovery Charge	$Q_{\text{rr}}$			17		nC

## PMOS 特征曲线 Characteristic Curve




Figure 1. Typical Output Characteristics




Figure 2. Typical Output Characteristics







Figure 3. Typical Transfer Characteristics

Figure 4.  $R_{DS(\text{on})}$  VS.  $I_D$ Figure 5.  $R_{DS(\text{on})}$  VS.  $T_J$ Figure 6.  $R_{DS(\text{on})}$  VS.  $V_{GS}$



Figure 7. Capacitance vs. V<sub>ds</sub>

Figure 8. Gate Charge Characteristic




Figure 9. Diode Forward Characteristic




Figure 10. Safe Operating Area





Figure 11. Normalized Maximum Transient Thermal Impedance

**Notes:**

Pulse Test: Pulse Width  $\leq 380\mu s$ , Pulse Delay  $\leq 200\mu s$ .

## 外形尺寸 Mechanical Data: SOP8



Dimensions In Millimeters			
Symbol	MIN	TYP	MAX
A	1.45	1.55	1.65
A1	0.10	0.15	0.20
A2	1.353	1.40	1.453
A3	0.55	0.60	0.65
b	0.38	-	0.51
D	4.85	4.90	4.95
E	5.85	6.00	6.15
E1	3.85	3.90	3.95
e	1.245	1.27	1.295
L	0.45	0.60	0.75
L1	-	1.040REF	-
L2	-	0.250BSC	-
θ1-4	12°REF		
h	0.40REF		
R	0.15°REF		
R1	0.15°REF		

## 历史版本

版本号	时间	修改内容
V1.0	2019 年 6 月	初始版本
V1.2	2021 年 2 月	模板更新